8

9

WHAT	'1S	CI	AIN.	JED	IS:

1	4
2	
3	
2 3 4 5 6	
5	
6	tı
1	
2	
	a
	h
4	10
1	
2	C
3	tŀ
1	
2	
3	
4	
5	
6	
_	

			/
1.	A charge pump	circuit/	comprising

- a first transistor:
- a first capacitor coupled to the first transistor;
- a second transistor coupled to the first transistor; and
- a second capacitor coupled to the second transistor, wherein the second ransistor has a lower threshold voltage than the first transistor at a common source voltage
 - 2. The charge pump circuit of claim 1 further comprising:
 - a third transistor coupled to the second transistor; and
- a third capacitor coupled to the third transistor, wherein the third transistor has lower threshold voltage than the first transistor at a common source voltage.
 - 3. The charge pump circuit of claim 2 further comprising:
 - a fourth transistor coupled to the third transistor; and
- a fourth capacitor coupled to the fourth transistor, wherein the fourth transistor as a lower threshold voltage than the first transistor at a common source voltage.
 - 4. The charge pump circuit of claim 3 further comprising:
 - a fifth transistor coupled to the fourth transistor; and
- a fifth capacitor coupled to the fifth transistor, wherein the fifth transistor has a ower threshold voltage than the first transistor at a common source voltage.
- 5. The charge pump circuit of claim 3 further comprising four diodeonnected transistors, wherein each diode-connection transistor is coupled to a gate of one of ne first, second, third, and fourth transistors.
 - 6. The charge pump circuit of claim 4 further comprising:
 - a sixth transistor coupled to the fifth transistor;
 - a sixth capacitor coupled to the sixth transistor;
 - a seventh transistor coupled to the sixth transistor;
 - a seventh capacitor coupled to the seventh transistor;
 - an eighth transistor coupled to the seventh transistor; and
 - an eighth capacitor coupled to the eighth transistor, wherein the sixth, seventh,
- And eighth transistors each have a lower threshold voltages than the first transistor at a common source voltage.

9
1
: 3
-2
- 2
5
6
7
: .
juda F4
===
3
3
4
5
6
7
- 1
1
2

and

	7. The charge pump circuit of claim 6 further comprising:
	a ninth transistor coupled to the eighth transistor;
	a ninth capacitor coupled to the ninth transistor
	a tenth transistor coupled to the ninth transistor;
	a tenth capacitor coupled to the tenth transistof;
	an eleventh transistor coupled to the tenth transistor; and
	an eleventh capacitor coupled to the eleventh transistor, wherein the ninth,
tenth, and elev	enth transistors each have a lower threshold voltages than the first transistor at
a common sou	rce voltage.
	8. The charge pump circuit of claim 7 further comprising:
C.	a twelfth transistor coupled to the eleventh transistor;
\mathcal{Q}_{f}	a twelfth capacitor coupled to the twelfth transistor;
·	a thirteenth transistor coupled to the twelfth transistor;
	a thirteenth capacitor coupled to the thirteenth transistor, wherein the twelfth
and thirteenth	transistors each have a lower threshold voltages than the first transistor at a
common source	e voltage.
	9. The charge pump circuit of claim 8 further comprising:
	a fourteenth transistor coupled to the thirteenth transistor;
	a fourteenth capacitor coupled to the fourteenth transistor;
	a fifteenth transistor coupled to the fourteenth transistor; and
	an fifteenth capacitor coupled to the fifteenth transistor, wherein the fourteenth
and fifteenth t	ansistors each have a lower threshold voltages than the first transistor at a
common source	e voltage.
	10. The change simulated along 2 and a six of the first of the six
•.	10. The charge pump circuit of claim 3 wherein the first and third
	coupled to receive a first clock signal, and the second and fourth capacitors are
coupled to rec	eive a second clock signal.
	11. The charge pump circuit of claim 10 further comprising:
	a fifth capacitor coupled to the first transistor and a third clock signal;
	a sixth capacitor coupled to the second transistor and a fourth clock signal;
	a seventh capacitor coupled to the third transistor and the third clock signal:

6		an eighth capacitor coupled to the fourth transistor and the fourth clock sign
1		12. A method for receiving an input voltage and providing a/boosted
2	output voltag	ge, the method comprising:
3		increasing a first voltage at a first capacitor;
4		coupling the first capacitor to a second capacitor through a first transistor;
5		increasing a second voltage at the second capacitor; and
6		coupling the second capacitor to a third capacitor through a second depletion
7	transistor.	
1		13. The method of claim 12 further comprising/
2		increasing a third voltage at the third capacitor;
3		coupling the third capacitor to a fourth capacitor through a third depletion
4	transistor;	
3		increasing a fourth voltage at the fourth capacitor; and
6		coupling the fourth capacitor to a fifth capacitor through a fourth deletion
	transistor.	
H		14. The method of claim 13 further comprising:
<u>↓</u> _2		increasing a fifth voltage at the fifth capacitor;
3		coupling the fifth capacitor to a sixth capacitor through a fifth depletion
4	transistor;	
5	ŕ	increasing a sixth voltage at the sixth capacitor; and
6		coupling the sixth capacitor to a seventh capacitor through a sixth depletion
7	transistor.	
1		15. The method of claim 14 further comprising:
2		increasing a seventh voltage at the seventh capacitor;
3	1 1 4	coupling the seventh capacitor to a eighth capacitor through a seventh
4	depletion tra	
5		increasing an eighth voltage at the eighth capacitor; and
6		coupling the eighth capacitor to a ninth capacitor through a eighth depletion
7	transistor.	
1		16. The method of claim 15 further comprising:
2		increasing a ninth voltage at the ninth capacitor:

coupling the	ninth capacitor to a tenth capacitor through a ninth depletion		
transistor;	<i></i>		
increasing a	tenth voltage at the tenth capacitor; and		
coupling the	tenth capacitor to an eleventh capacitor through a tenth depletion		
transistor.			
17. The n	nethod of claim 16 further comprising:		
increasing an	eleventh voltage at the eleventh capacitor;		
coupling the	eleventh capacitor o a twelfth capacitor through an eleventh		
depletion transistor;			
increasing a	welfth voltage at the twelfth capacitor; and		
coupling the	twelfth capacitor to a thirteenth capacitor through a twelfth		
depletion transistor.			
10 The	nethod of claim 14 wherein the first transistor has a greater		
	, -		
_	econd, third, fourth, fifth and sixth transistors at a common source		
voltage.			
19. The n	nethod of claim 13 further comprising:		
providing a f	irst clock signal to the first and third capacitors; and		
providing a s	econd clock signal to the second and the fourth capacitors.		
20. The n	nethod of claim 19 further comprising:		
coupling a ga	tte and a drain/source of the first transistor through a fifth		
transistor in response to the first clock signal;			
providing a tl	nird clock signal to fifth and sixth capacitors coupled to gates of		
the first and third transistors	;/		
coupling a ga	te and a drain/source of the second transistor through a sixth		
transistor in response to the	second clock signal;		
providing a fe	ourth clock signals to sixth and seventh capacitors coupled to		
gates of the second and four	th transistors; and		
coupling a ga	te and a drain/source of the third transistor through a seventh		
transistor in response to the	first clock signal.		
21. $\int A cha$	rge pump circuit comprising:		
a first stage c	omprising a first depletion field-effect transistor;		
	transistor; increasing a coupling the transistor. 17. The mincreasing and coupling the depletion transistor; increasing a coupling the depletion transistor. 18. The mathreshold voltage than the servoltage. 19. The mathreshold voltage than the servoltage. 19. The mathreshold voltage than the servoltage and providing a few providing a grater and third transistors coupling a grater and third transistors coupling a grater and the servoltage and transistor in response to the providing a few grates of the second and four coupling a grater and the second and t		

3	a second stage comprising a second depletion field-effect transistor, the
4	second stage being coupled to the first stage;
5	a first capacitor coupled to the first stage; and
6	a second capacitor coupled to the second stage.
1	22. The charge pump circuit of claim 21 further comprising:
2	a third stage comprising a third depletion field-effect transistor, the third stage
3	being coupled to the second stage;
4	a fourth stage comprising a fourth depletion field-effect transistor, the fourth
5	stage being coupled to the third stage;
6	a third capacitor coupled to the third stage; and
17 17 17 17 17 17 17 17 17 17 17 17 17 1	a fourth capacitor coupled to the fourth stage.
آرًا ا	23. The charge pump circuit of claim 22 further comprising:
<u>=</u> 2	a fifth stage comprising a fifth depletion field-effect transistor, the fifth stage
<u>_</u> 3	being coupled to the fourth stage;
¥ 4	a sixth stage comprising a sixth depletion field-effect transistor, the sixth stage
_ 5	being coupled to the fourth stage;
6	a fifth capacitor coupled to the fifth stage; and
<u>-</u> 6 - 7 □ 7	a sixth capacitor coupled to the sixth stage.
1	24. The charge pump circuit of claim 23 further comprising:
2	a seventh stage comprising a seventh depletion field-effect transistor, the
3	seventh stage being coupled to the sixth stage;
4	an eighth stage comprising an eighth depletion field-effect transistor, the
5	eighth stage being coupled to the seventh stage;
6	a seventh capacitor coupled to the seventh stage; and
7	an eighth capacitor coupled to the eighth stage.
1	The charge pump circuit of claim 24 further comprising:
2	ninth stage comprising a ninth field-effect transistor, the ninth stage being
3	coupled to the eighth stage;
4	a tenth stage comprising a tenth depletion field-effect transistor, the tenth stage
5	being coupled to the ninth stage;



U	an eleventh stage comprising an eleventh held-effect transistor, the eleventh				
7	stage being coupled to the tenth stage;				
8	a ninth capacitor coupled to the ninth stage;				
9	a tenth capacitor coupled to the tenth stage; and				
10	an eleventh capacitor coupled to the eleventh stage.				
1	26. The charge pump circuit of plaim 22 wherein the first and third				
2	capacitors are coupled to receive a first clock signal, and the second and fourth capacitors are				
3	coupled to receive a second clock signal.				
1	27. The charge pump circuit of claim 26 further comprising:				
2	a fifth capacitor coupled to a gate of the first depletion transistor;				
3	a sixth capacitor coupled to a gate of the second depletion transistor;				
4	a seventh capacitor coupled to a gate of the third depletion transistor; and				
Š	an eighth capacitor coupled to a gate of the fourth depletion transistor, whereir				
	the fifth and seventh capacitors are coupled to receive a third clock signal, and the sixth and				
7	eighth transistors are coupled to receive a fourth clock signal.				
+	28. The charge pump circuit of claim 27 further comprising:				
2	a fifth transistor coupled across two terminals of the first transistor and to the				
3	first capacitor;				
4	a sixth transistor coupled across two terminals of the second transistor and to				
5	the second capacitor;				
6	a seventh transistor coupled across two terminals of the third transistor and to				
7	the third capacitor; and				
8	an eighth transistor coupled across two terminals of the fourth transistor and to				
9	the fourth capacitor.				
1	20 Adinto annto de invenite a conscieiro de				
1	29. An integrated circuit comprising:				
2	programmable logic circuitry; and				
3	a charge pump circuit comprising:				
4	first and second stages coupled together,				
5	a first capacitor coupled to the first stage, and				
6	a second capacitor coupled to the second stage, wherein the second				
7	stage comprising a depletion transistor.				